Interface-state creation due to hot-carrier stress constitutes a major device-reliability concern and attracts much research interest [ I]- [3] . It has been found that interface-state generation (AD;,) takes place mainly in the low-to-medium gate-voltage (VG) region. Its effect on the electrical characteristics of MOSFET's is obvious in terms of threshold voltage VT, subthreshold gradient and gate-induced-drain-leakage (GIDL) current. By measuring the shift in VT or GIDL current, it is possible to determine the change in interface-trap density. It was suggested by Duvcvry et al. [4] that the increase in GIDL current was a direct result of the shift of flat-band voltage due to ADit. However, Chen et al. [ 5 ] reported that for an n+ gated diode, AD;* merely enhances GIDL current via an increase in surface generation velocity. More recently, Hori [6] discussed AD;,-related GIDL current based on the band-to-band (B-B) tunneling process via interface state. The present work intends to make further exploration on the dependence of stress-enhanced GIDL current on the created interface traps durins stressing.
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Conventional-S/D n-MOSFET's with thermal SiOz (OX) and nitrided oxide (NO) as gate dielectrics were used. NO samples \yere nitrided at 1150 "C for 120 s in pure AW; ambient in a rapid thermal processing (RTP) system, The final oxide thickness of OX and NO samples (measured by C-V) was 120 A and 90 A respectively. The devices were subject to hotelectron stress with VG = 0 . 5 V~ = 3 V, for 1000 -4000 s to create interface traps. GIDL current was measured before and after stress with VD = 3 and 5 V, VG = -3 V for OX devices, and VG = -2 V for NO devices in order to attain approximately the same vertical-field dependence as the one in OX devices. The source and substrate were grounded. All the stressings and measurements were performed for MOSFET's with 1.2-p-n channel length and 24-pm width in a nitrogen ambient under light-tight and electrically shielded condition, using an HP 4145B semiconductor parameter analyzer. Fig. 1 shows the measured pre-stress (solid line) and post-stress (broken lines) GIDL currents for OX samples. Along the arrow direction, stress time increases from 0 s to 4000 s with an increment of 1000 s. It can be seen that after stressing for 1000 s, GIDL current increases significantly, and for stress time above 1000 s, the shift of GIDL current becomes gradually smaller and then the GIDL current reaches almost a saturation value after stressing for 4000 s.
This saturation phenomenon seems to indicate that the interface-trap creation is limited by the number of potential trap sites available. The observed increase in post-stress GIDL current is obviously different from that induced by oxide traps because oxide traps only induce GIDL current transient in a time scale of seconds. So it should be solely ascribed to interface traps created during stress since the stress method of VC = 0 . 5 V~ is mostly responsible for the interface-state generation [I] . In other words, an interface-trap-assisted tunneling conduction mechanism [7] may exist after hot-electron stress. In detail, when drain voltage is low and the band is not sufficiently bent, the Fermi level is still within the bandgap and the direct B-B 0-7803-309 1-9 tunneling hardly happens. But the excitation of trapped electron from interface traps into higher energy levels, followed by tunneling into the conduction band is possible since the tunneling barrier height is smaller for excited electrons than for direct B-B tunneling. Furthermore, it can be deduced that the interface states created during stress have different energy levels based on the fact that post-stress GIDL current increases under both measurement conditions of VC, = 3 V and 5 V . The role of the interface traps with deeper levels (closer to valence band) corresponds to the increase in GIDL current for V, = 5 V, and shallower-trap-assisted tunneling contributes to the increase for VD = 3 V, which even becomes the dominant conduction mechanism due to the absence of direct B-B tunneling.
However, for NO samples after a 3000-s stressing, post-stress GIDL current changes scarcely at VD = 5 V, and for the measurement condition of VD = 3 V, only a small increase (-2.4 PA) in post-stress GIDL current occurs, as shown in Fig.2 . As compared to the results of OX samples, it can be concluded that creation of interface states is effectively suppressed during stress, especially the one with deeper levels hardly takes place, which is attributed to nitrogen incorporation at the Si/SiOz interface. It is worth noting that the GIDL current measured at VD = 5 V has a transient, which is possibly attributed to initial oxide traps.
For the above OX and NO sam,ples subject to hot-carrier stress, we repeated the measurement of GIDL current after a sufficiently long time. No significant difference in the measured results was observed, hrther testifying interface-trap generation and excluding the stress effect of the measurement itself
Under the band-trap-band tunneling condition, the increased GIDL current can be derived as follows 171:
where A is proportional to the interface trap density, F1 is lateral field, F is total field, and El is the energy level of interface traps which are most effective in the band-trap-band tunneling process. Other variables have their usual definitions. From [2] , the trap-assisted leakage mechanism can be firther divided into vertical-field (FZ) dominant tunneling and lateral-field dominant tunneling which correspond to different values of Bit. On the other hand, for fixed drain and gate bias conditions, I? is approximately constant. Thus, qualitatively speaking, the increase in GIDL current is proportional to the generated interface-state density. This implies that some useful information om interface traps created during hot-carrier stressing can be obtained from the observed increase in post-stress GIDL current for stress condition with VG % 0.5V~. is somewhere between E, and E;, strongly dependent on the drain and gate biases. For MOSFET's with conventional S/D, the vertical-field-induced tunneling plays a more important role [2] , and Bit has a theoretically maximum value of 36 MV/cm. According to 171, A can be expressed as ADjtqWL1/(2~oc), where roc is effective transit time in the conduction band and LI is effective width of AD;, distribution, about 300 fi (at the gate-drain overlap region near the drain). So, from the measured pre-stress and post-stress curves (e.g. stressing for 3000 s) in Fig. 1 , the ADit values were found to be 8 x IO" cm-2 for VD = 5 V and 3.6 x lo9 cm-* for VD = 3 V respectively (in the calculation, TOC = 0.1 ps [ 7 ] ) . From (3) , E, for the former case is very close to L, and E, for the latter case is a little away from L. Therefore, it can be concluded that a large amount of interface traps created durins the hot-carrier stress is distributed mainIy in a narrow region very close to the valence band. The above calculations are just a rough estimation on interface-state generation, because precise calculation requires an accurate field distribution.
In summary, the dependence of increase in post-stress GIDL current on creation of interface states during hot-carrier stress with VG = 0.5VD was investigated. An interface-trap-assisted tunneling conduction mechanism is proposed to account for the increase. The stress method of VG = 0 . 5 V~ can generate a lot of interface traps near the valence band in OX samples, which is considerably suppressed in NO samples. From the linear relationship between increase in poststress GIDL current and created interface-state density during hot-carrier stress, ADit values can be estimated.
